<aside> <img src="/icons/burst_pink.svg" alt="/icons/burst_pink.svg" width="40px" />

broadly,

my experience spans anything from data science, to systems, to hardware; presently, I am interested in (1) designing systems for efficient model serving (particularly newer architectures, like MoE and VLAs), and (2) designing efficient hardware for machine learning applications.

On the side, I am investigating how agents can speed up the HW/SW co-design process; both in design space exploration, and micro-architectural optimization.

(overall, I just love finding new, interesting problems and tackling them from a cross-stack perspective!)

</aside>

<aside> <img src="/icons/burst_pink.svg" alt="/icons/burst_pink.svg" width="40px" />

ongoing:

</aside>

<aside> <img src="/icons/briefcase_pink.svg" alt="/icons/briefcase_pink.svg" width="40px" />

</aside>

<aside> <img src="/icons/briefcase_pink.svg" alt="/icons/briefcase_pink.svg" width="40px" />

industry

• summer 2026 (🍎) : CPU Design @ Apple
• summer 2025 (🏔️) : Embedded Eng @ Annapurna Labs
• spring 2025 (🪟) : ML SWE @ Microsoft
• summer 2024 (👥) ****: Data Sci / Data Eng @ LinkedIn
• summer 2023 (💻) ****: Data Sci @ Dell </aside>

<aside> <img src="/icons/graduate_pink.svg" alt="/icons/graduate_pink.svg" width="40px" />

teaching

• CS162 (🫘): head TA, Sp26
• **CS61C (**🐿️) :
  • head TA Fa26 / Fa25 / Su25
  • TA Sp25 / Fa24 / Su24 </aside>